

MMS Reliability Evaluation Report RERMCD1412

Qualification of AMKOR second source back-end sites STM32 in WLCSP- 8" wafers (PCN 8460- PCN10270)

General Information			Loca	tions
Product division	MMS MCD		Assembly plant location	AMKOR Taïwan - ATT5 (Bumping) - ATT3 (DPS)
Package Description	8" WLCSP		Reliability Evaluation assessment	PASS

Reliability tests are performed to assess package integrity under extreme physical and electrical conditions.

They guarantee product/package reliability during end-application manufacturing and operation.

Methodology for product maturity approval has been performed in accordance to STMicroelectronics standard operating procedures (SOP).

Date	Revision	Changes
August 12 th , 2014	1.0	Initial release
November 02 nd , 2017	1.1	Data for STM32L073xx added for PCN 10270

Approval List							
Function	Site	Name	Date				
MMS BE Q&R Responsible	ST Rousset	Antoine GARCIA	Aug 12, 2014				
MCD Quality Manager	ST Rousset	Pascal NARCHE	Aug 12, 2014				
MCD Quality Manager	ST Rousset	Pascal NARCHE	Nov 02, 2017				



TABLE OF CONTENTS

M	MS RELIABI	LITY EVALUATION REPORT	1
RE	ERMCD1412		1
1	RELIABILI	Y EVALUATION OVERVIEW	3
	1.1 OBJE	CTIVES	3
	1.2 CONC	LUSION	3
2	PACKAGE	CHARACTERISTICS	4
	2.1 TEST	VEHICLE PACKAGE DESCRIPTION (ABSTRACT FROM DEVICE DATASHEET):	4
	2.2 TRAC	EABILITY	6
	2.2.1	Wafer fab information	6
	2.2.2	Assembly information	6
3	RELIABILI	Y EVALUATION PLAN/ RESULTS	8
	3.1 RELIA	BILITY EVALUATION RESULTS SUMMARY	8
	3.2 PACK	AGE ORIENTED TESTS	9
	3.2.1	Trials description	9
4	APPLICAB	LE AND REFERENCE DOCUMENTS	11
5	GLOSSARY	(11



1 RELIABILITY EVALUATION OVERVIEW

1.1 Objectives

In order to sustain strong demand and in order to provide best-in-class service to his customers, ST MCD Division has decided to increase capacity through double-sourcing for 8" wafers WLCSP assembly.

Target of this reliability evaluation is to qualify AMKOR Taiwan as 2nd 8" wafers WLCSP assembly source:

- Assembly site: AMKOR ATT5
- Test & Finishing site: AMKOR ATT3

3 test vehicles have been identified to cover this reliability evaluation:

- STM32F072xx (TSMC 0.18µm Front-End technology): WLCSP 49 balls
- STM32L151xx (ST F9GO2S Front-End technology): WLCSP 63 balls
- STM32L073xx (ST F9GO2S Front-End technology): WLCSP 49 balls

1.2 Conclusion

All package oriented reliability trials conducted on the 3 test vehicles have been completed with positive results. Neither functional nor parametric rejects were detected at final electrical testing.

AMKOR Taiwan is qualified as 2nd 8" wafers WLCSP assembly source.

Refer to section 3.1 Reliability Evaluation results summary for reliability evaluation detailed results.



2 PACKAGE CHARACTERISTICS

2.1 Test Vehicle Package description (Abstract from device datasheet):

STM32F072xx (TSMC 0.18µm Front-End technology): WLCSP 49 balls 0.4mm pitch



C		millimeters		inches ⁽¹⁾				
Symbol	Min	Тур	Max	Min	Тур	Max		
Α	0.525	0.555	0.585	0.0207	0.0219	0.0230		
A1	-	0.175	-	-	0.0069	-		
A2	-	0.380	-	-	0.0150	-		
A3	-	0.025	-	-	0.0010	-		
b	0.220	0.250	0.280	0.0087	0.0098	0.0110		
D	3.242	3.277	3.277 3.312		0.1290	0.1304		
E	3.074	3.109	09 3.144 0.		0.1224	0.1238		
e	-	0.400	-	-	0.0157	-		
e1	-	2.400	-	-	0.0945	-		
e2	-	2.400	-	-	0.0945	-		
F	-	0.438	-	-	0.0173	-		
G	-	0.354	-	-	0.0140	-		
N			4	9				
aaa	-	0.100	-	-	0.0039	-		
bbb	-	0.100	-	-	0.0039	-		
ccc	-	0.100	-	-	0.0039	-		
ddd	-	0.050	-	-	0.0020	-		
eee	-	0.050	-	-	0.0020	-		

sion is measured at the maximum bump diameter parallel to prir

1. Values in inches are converted from mm and rounded to 4 decimal digits

STM32L151xx (ST F9GO2S Front-End technology): WLCSP 63 balls 0.4mm pitch _



0		millimeters			inches ⁽¹⁾	
Symbol	Min	Тур	Max	Min	Тур	Max
Α	0.540	0.570	0.600	0.0213	0.0224	0.0236
A1		0.190			0.0075	
A2		0.380			0.0150	
A3		0.025			0.0010	
Øb	0.240	0.270	0.300	0.0094	0.0106	0.0118
D	3.193	3.228	3.263	0.1257	0.1271	0.1285
E	4.129	4.164	4.199	0.1626	0.1639	0.1653
e		0.400			0.0157	
e1		2.400			0.0945	
e2		3.200			0.1260	
F		0.414			0.0163	
G		0.482			0.0190	
aaa			0.100			0.0039
bbb			0.100			0.0039
ccc			0.100			0.0039
ddd			0.050			0.0020
eee			0.050			0.0020

Drawing is not to scale

Values in inches are converted from mm and rounded to 4 decimal digits.



-



STM32L073xx (ST F9GO2S Front-End technology): WLCSP 49 balls 0.4mm pitch

Sumbal		millimeters		inches ⁽¹⁾				
Symbol	Min	Тур	Max	Min	Тур	Max		
А	0.525	0.555	0.585	0.0207	0.0219	0.0230		
A1	-	0.175	-	-	0.0069	-		
A2	-	0.380	-	-	0.0150	-		
A3 ⁽²⁾	-	0.025	-	-	0.0010	-		
b ⁽³⁾	0.220	0.250	0.280	0.0087	0.0098	0.0110		
D	3.259	3.294	3.329	0.1283	0.1297	0.1311		
E	E 3.223 3.258		3.293	0.1269	0.1283	0.1296		
e	e - 0.400		-	-	0.0157	-		
e1	-	2.400	-	-	0.0945	-		
e2	-	2.400	-	-	0.0945	-		
F	-	0.447	-	-	0.0176	-		
G	-	0.429	-	-	0.0169	-		
aaa	-	-	0.100	-	-	0.0039		
bbb	-	-	0.100	-	-	0.0039		
ccc	-	-	0.100	-	-	0.0039		
ddd	-	-	0.050	-	-	0.0020		
eee	-	-	0.050	-	-	0.0020		
I. Values in in	Values in inches are converted from mm and rounded to 4 decimal digits.							

_

2. Back side coating

3. Dimension is measured at the maximum bump diameter parallel to primary datum Z.

1. Drawing is not to scale.



2.2 Traceability

2.2.1 Wafer fab information

- STM32F072xx: WLCSP 49 balls 0.4mm pitch
 - Wafer fab manufacturing location : TSMC Fab11
 - Silicon process technology: 0.18µm Gen.Emb.Flash logic

- STM32L151xx: WLCSP 63 balls 0.4mm pitch

- Wafer fab manufacturing location : ST Rousset
- Silicon process technology : F9GO2S (CMOSF9S)

- STM32L073xx: WLCSP 49 balls 0.4mm pitch

- Wafer fab manufacturing location : ST Rousset
- Silicon process technology : F9GO2S (CMOSF9S)

2.2.2 Assembly information

STM32F072xx:

- Assembly site : AMKOR Taïwan
 - Bumping : ATT5
 - Test & finishing : ATT3
- Package description : WLCSP49 0.4mm pitch
- o Die thickness after back-grinding : 355+/-12.5 μm
- o Balls material & diameter : SACN125 (balls raw diameter 230µm)
- Passivation material : Polyimide
- Redistribution material : Copper RDL + TiW/Cu/Cu UBM
- o Back side coating material : PET film
- Package Moisture Sensitivity Level (JEDEC J-STD020D): MSL1

STM32L151xx:

0

- Assembly site : AMKOR Taïwan
 - Bumping : ATT5
 - Test & finishing : ATT3
 - Package description : WLCSP63 0.4mm pitch
- Die thickness after back-grinding : 355+/-12.5 μm
- o Balls material & diameter : SACN125 (balls raw diameter 250µm)
- Passivation material : Polyimide
- Redistribution material : Copper RDL + TiW/Cu/Cu UBM
- Back side coating material : PET film
- Package Moisture Sensitivity Level (JEDEC J-STD020D): MSL1



STM32L073xx:

- Assembly site : AMKOR Taïwan
 - Bumping : ATT5
 - Test & finishing : ATT3
- Package description : WLCSP49 0.4mm pitch
- \circ Die thickness after back-grinding : 355+/-12.5 μm
- o Balls material & diameter : SACN125 (balls raw diameter 230μm)
- o Passivation material : Polyimide
- Redistribution material : Copper RDL + TiW/Cu/Cu UBM
- Back side coating material : PET film
- Package Moisture Sensitivity Level (JEDEC J-STD020D): MSL1



<u>3 RELIABILITY EVALUATION PLAN/ RESULTS</u>

Package integrity of test vehicles described in above section has been evaluated through below reliability trials.

3.1 Reliability Evaluation results summary

Reliability trials have been performed on 4 assembly lots:

Die	Device	Package	Reduced Rawline	Number of lots	RELIS ref
448	STM32F072x	WLCSP49	3D*448	2	GRAL1414001/1414002
427	STM32L151xx	WLCSP63	TB*427	2	GRAL1414003/1414004
447	STM32L073xx	WLCSP49	51*447	1	GRAL1737003

	Package oriented trials - Short description							Results				
Descript.	Test/Method	Conditions	Sample Size	Criteria	Read out /Duration	Lot 1	Lot 2	Lot 3	Lot 4	Lot 5		
						448	448	427	427	447		
		E	ESD Charg	e Device	Model							
	ANSI/ESD		2 2 2	Class 3	250V	0/3	-	-	-			
E2D CDM	STM5.3.1	N.A	3 X 2	Class 4	500V	-	-	0/3	-	0/3		

Preconditioning: moisture sensitivity level 1										
PC	J-STD-020D JESD22-A113	24h bake @ 125°C 168h @ 85°C / 85% RH Reflow simulation (3 times) @ 260°C peak temperature	308 X 4	A0/R1 (*)		0/308	0/308	0/308	0/308	NA

Temperature Humidity Bias after Preconditioning										
THB	JESD 22- A101	85°c, 85% RH	77 X 4	A0/R1 1000h	1000h	0/77	0/77	0/77	0/77	NA
Unbiased HAST after Preconditioning										
UHAST	JESD 22- A118	Ta=130°c 85%RH	77 X 4	A0/R1 96h	96h	0/77	0/77	0/77	0/77	NA
		Therm	al Cycling	after Pred	conditioning	1				
тс	JESD 22- A104	-65°c/+150°c	77 X 4	A0/R1 1000cy	500cy	0/77	0/77	0/77	0/77	NA
High Temperature Storage Life after Preconditioning										
HTSL	JESD 22- A103	150°c	77 X 4	A0/R1 1000h	1000h	0/77	0/77	0/77	0/77	NA

(*) A0/R1: Accepted if 0 reject/ Rejected if 1 reject.



3.2 Package oriented tests

3.2.1 Trials description

3.2.1.1 Preconditioning (PC)

According to ST spec 0098044.

Preconditioning test sequence simulates storage and soldering of SMD (surface mount devices) before submitting them to the reliability tests. It aims to validate the moisture sensitivity level of the package, and prepare it to the stress of additional reliability tests, thus enabling a good modelization of the life of the packaged product. Out-of-bag floor life storage and soldering are modeled by the following test sequence:

- Bake to completely remove moisture from the package;
- Moisture soak according to the package moisture level;
- IR reflow.

The aim is to check that the chip and plastic package withstand the stress due to report on card. Depending on their technology, packages may absorb moisture during their transportation and/or storage, moisture that is released during the soldering operation. At this step, the moisture absorbed is vaporized due to high temperature of solder report process. This phenomenon can create plastic swelling, "pop corn" effect, and cracks which eventually results in wire breakage, passivation cracks, and delamination.

3.2.1.2 Unbiased Highly Accelerated Stress Test (uHAST)

The Unbiased HAST is performed for the purpose of evaluating the reliability of non-hermetic packaged solidstate devices in humid environments. It is a highly accelerated test which employs temperature and humidity under noncondensing conditions to accelerate the penetration of moisture through the external protective material (encapsulant or seal) or along the interface between the external protective material and the metallic conductors which pass through it. Bias is not applied in this test to ensure the failure mechanisms potentially overshadowed by bias can be uncovered (e.g. galvanic corrosion). This test is is used to identify failure mechanisms internal to the package and is destructive.

3.2.1.3 High Temperature Storage Life (HTSL)

The device is stored in unbiased condition at the max. temperature allowed by the package materials, sometimes higher than the max. operative temperature.

Purpose: to investigate the failure mechanisms activated by high temperature, typically wire-bonds solder joint ageing, data retention faults, metal stress-voiding.

3.2.1.4 Temperature Cycling (TC)

The device is submitted to cycled temperature excursions, between a hot and a cold chamber in air atmosphere (thermal gradient typical 10 C/min).

Purpose: to investigate failure modes related to the thermo-mechanical stress induced by the different thermal expansion of the materials interacting in the die-package system.

Typical failure modes are linked to metal displacement, dielectric cracking, moulding compound delamination, wirebonds failure, die-attach layer degradation.



3.2.1.5 Temperature Humidity Bias (THB)

The device is biased in static configuration minimizing its internal power dissipation, and stored at controlled conditions of ambient temperature and relative humidity.

The Temperature Humidity Bias follows the same method than HAST at lower temperature.

Purpose: to investigate failure mechanisms activated in the die-package environment by electrical field and wet conditions.

Typical failure mechanisms are electro-chemical corrosion and surface effects related to the molding compound. The package moisture resistance with electrical field applied is verified, both electrolytic and galvanic corrosion are put in evidence.

Conditions:

- Ta=85°C; R.H.=85%;
- Power supply voltage less or equal to max operative voltage to not exceed Tj = 95 °C.

3.2.1.6 ESD Charge Device Model (CDM)

This ESD failure model is associated with the device and package itself. The CDM is intended to simulate charging/discharging events that occur in production equipment and processes. The Field induced CDM equivalent circuit used to describe this phenomenon is illustrated in Figure 1.



Fig.1 : Field induced CDM equivalent circuit



<u>4</u> APPLICABLE AND REFERENCE DOCUMENTS

- ADCS 0061692: RELIABILITY TESTS AND CRITERIA FOR QUALIFICATIONS
- SOP 2.6.2: Process qualification and transfer management
- SOP 2.6.7: Product Maturity Level
- SOP 2.6.9: Package and process maturity management in Back End
- SOP 2.6.11: Program management for product qualification
- SOP 2.6.19: Process maturity level
- ANSI-ESD STM5.3.1: Electrostatic discharge (ESD) sensitivity testing charge device model (CDM)
- JESD22-A103: High temperature storage life
- J-STD-020D: Moisture/reflow sensitivity classification for nonhermetic solid state surface mount devices
- JESD22-A113: Preconditioning of nonhermetic surface mount devices prior to reliability testing
- JESD22-A101: Steady state temperature humidity bias life test
- JESD22-A118: Accelerated moisture resistance unbiased hast
- JESD22-A104: Temperature cycling

5 GLOSSARY

Electrostatic discharge (charge device model)
Preconditioning (solder simulation)
Temperature humidity bias
Temperature cycling
Unbiased HAST
High temperature storage life



Please Read Carefully:

Information in this document is provided solely in connection with ST products. STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, modifications or improvements, to this document, and the products and services described herein at any time, without notice.

All ST products are sold pursuant to ST's terms and conditions of sale.

Purchasers are solely responsible for the choice, selection and use of the ST products and services described herein, and ST assumes no liability whatsoever relating to the choice, selection or use of the ST products and services described herein.

No license, express or implied, by estoppels or otherwise, to any intellectual property rights is granted under this document. If any part of this document refers to any third party products or services it shall not be deemed a license grant by ST for the use of such third party products or services, or any intellectual property contained therein or considered as a warranty covering the use in any manner whatsoever of such third party products or services or any intellectual property contained therein.

UNLESS OTHERWISE SET FORTH IN ST'S TERMS AND CONDITIONS OF SALE ST DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY WITH RESPECT TO THE USE AND/OR SALE OF ST PRODUCTS INCLUDING WITHOUT LIMITATION IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE (AND THEIR EQUIVALENTS UNDER THE LAWS OF ANY JURISDICTION), OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

UNLESS EXPRESSLY APPROVED IN WRITING BY AN AUTHORIZED ST REPRESENTATIVE, ST PRODUCTS ARE NOT RECOMMENDED, AUTHORIZED OR WARRANTED FOR USE IN MILITARY, AIR CRAFT, SPACE, LIFE SAVING, OR LIFE SUSTAINING APPLICATIONS, NOR IN PRODUCTS OR SYSTEMS WHERE FAILURE OR MALFUNCTION MAY RESULT IN PERSONAL INJURY, DEATH, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE. ST PRODUCTS WHICH ARE NOT SPECIFIED AS "AUTOMOTIVE GRADE" MAY ONLY BE USED IN AUTOMOTIVE APPLICATIONS AT USER'S OWN RISK.

Resale of ST products with provisions different from the statements and/or technical features set forth in this document shall immediately void any warranty granted by ST for the ST product or service described herein and shall not create or extend in any manner whatsoever, any liability of ST.

ST and the ST logo are trademarks or registered trademarks of ST in various countries.

Information in this document supersedes and replaces all information previously supplied.

The ST logo is a registered trademark of STMicroelectronics. All other names are the property of their respective owners. © 2014 STMicroelectronics - All rights reserved

STMicroelectronics group of companies

Australia - Belgium - Brazil - Canada - China - Czech Republic - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan - Malaysia - Malta - Morocco – Philippines - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States of America www.st.com



PRODUCT/PROCESS CHANGE NOTIFICATION PCN 10270 – Additional information

Additional Amkor ATT (Taiwan) back-end site – STM32L073x 192K products in WLCSP package

MDG - Microcontrollers Division (MCD)

How to order samples?

For all sample request linked to this PCN, please:

- request sample(s) through Notice tool, indicating a single Commercial
 Product for each request.
- insert "PCN 10270" into the remarks of your order.
- place **non standard** sample order using the following field in your system.

Mandat													_				
SO Nr:	<u> </u>		Custom	00	T	1	=0	SO Type	0: 30	Sample	Order	T					
PO Nr.	r				Cam	er Code:	Pn	ce Policy:		Demency							
Actes:	-			States:			150	uing Date:	-		Ord Val	0.0000					
Se	hINr	POL Nr.	Finish	ed Good	Com	Oty Open	Oty Pla	ant Open Gh	y Re	od Oty L	Init Price	RD	1	CD	1 11	00	51
1.1													-				
PO Nem:		Comm	Prodi:	Finishd	Cont	City 0		RD: 06-J	Jan-15	Un	It Price: 0	0010	Fine	d Cust		1	•
PO Nom: Cust Part	I Nr.	Comm	Prodt:	Finishd TAM K P	Good	- CHy: 0	0.4	RD: 06-J Partial	Jan-15 Ship:	01 •	It Price: 0 Price Pol	0050 State	Fina 15 Q1	I Cust			•[
PO Nem: Cust Part lotes: Project N	t Nic:	Comm	Prodt:	Finishd TAM K P	Good: [Yeces: [0% (0	Our Josing D	RD: 06-J Partial Shore% 0	Jon-15 Ship:	01 • Sampi Close	Il Price 0 Price Pol le Type g Type	0090 Statu ang la Na	Fina s [01] 1 szlad by	l Cust Canc po v	6		
PO Item Cust Part lotes hoject N	t Nir: [Comm I	Prodit	Finishd TAM K P	Good Neces:	Gey (a	Our Sosing D	RD: [06-] Partial Share% [0 ate:]	Jan 15 Sihip:	01 • Samp Closs La	It Price 0 Price Pat Is Type 2 g Type 1 b Sheet	0090 Shahu nangala Nan	Fine IS 01 IS 01 Ty	Il Cust	l		•
Dist Par Oust Par lotes	t Nir: [Comm	Prodt:	Finishd TAM K P	Good Neces:	GHy (a	Our Josing D	RD: 06-J Partial Shore% 0 ate: 1	Jon-15 Ship:	01 • Samp Closur La	Il Price o Price Pot le Type o g Type o b Sheet	0000 Statu	Fina s: 01 n Std Ty	I Cust	1		•
PO Rem: Cust Part lotes: Project N	t Nr. lama	Comm I	Prodit	Finishd TAM K P	Good Neces:	04y: 0 0	Our Josing D	RD: [06-] Partial Share% [0 afe:	Jon-15 Ship:	01 ¥ Samp Closu La	It Price 0 Price Pot le Type 2 g Type 2 b Sheet	0010 Statu	n: 01 i	d Cest			•

SO Nr: 7075S05890 Customer: 99800200 SGS	-TH/USA PO Nr: Mos/TPapay/RBC-Ullmer
CompanyIssuing Date:ShipSTM29JUL-201512:07:0099800	o: Price Policy: Curr Code: 120081 SGS/USANPO 05 02 U.S. DOLLAR
Carriage Code: F1 F.I.S.	Bill To: 9980020001 SGS-TH/USA Confirm To: 81
Payment Term: 0006 FREE OF CHARGE	Sales Rep. ID: 07R000 NO COMMISSION Cust Serv Rep ID: 11A000 Dummy FSA SWISS
Dr K R 2	
Ship SO Remark Type	Text atus Cor Last Updz▲
Invoice *	